


Intel® Curie™ Module Design Document


This Intel® Curie™ module design document is licensed by Intel under the terms of the Creative Commons Attribution Share-Alike License (ver. 3), subject to the following terms and conditions. The Intel Curie module design document IS PROVIDED "AS IS" AND "WITH ALL FAULTS." Intel DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED REGARDING THE INTEL CURIE MODULE DESIGN OR THIS INTEL CURIE MODULE DESIGN DOCUMENT INCLUDING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Intel may make changes to the specifications, schematics, and product descriptions at any time, without notice. The customer must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. ENJOY!

<b>INTEL</b>	New Devices Group			
	ARDUINO 101			
EE: M. KASHI, S. VANGENT	Size	CAGE Code	DWG NO	Rev
Monday, January 25, 2016	Custom		SCHEM FOR TA=H94227	1
	Scale		Sheet	1 of 4


### USB Power Input




### Power Input SEL



### Barrel Power Input






### GENW BOARD SPECIFIC






<b>INTEL</b>		New Devices Group	
		ARDUINO 101	
EE: M. KASHI, S. VANGENT	Size	CAGE Code	DWG NO
Monday, January 25, 2016	Custom	Scale	SCHEM FOR TA=H94227
			Rev 1
			Sheet 2 of 4


### Power and reset




### I/O




### Antenna




### JTAG





### Test Points



### Test JTAG





<b>INTEL</b>		New Devices Group	
<b>ARDUINO 101</b>			
EE:IM.KASHI,S.VANGENT	Size	CAGE Code	DWG NO
Monday, January 25, 2016	Custom	Scale	SCHEM FOR TA=H94227
			Rev A
			Sheet 3 of 4





- 3.5 SCL0\_SS\_3V\_AD5
- 3.5 SDA0\_SS\_3V\_AD4
- 3.5 AD09/SS1\_3V\_AD5
- 3.5 AD14/SS6\_3V\_AD4
- 3.5 AD13/SS5\_3V\_AD3
- 3.5 AD12/SS4\_3V\_AD2
- 3.5 AD11/SS3\_3V\_AD1
- 3.5 AD10/SS2\_3V\_AD0
- AD5\_SCL 3,4,5
- AD4\_SDA 3,4,5
- AD3 3,4,5
- AD2 3,4,5
- AD1 3,4,5
- AD0 3,4,5

- 3.4,5 AD5\_SCL
- 3.4,5 AD4\_SDA
- 3.4,5 AD3
- 3.4,5 AD2
- 3.4,5 AD1
- 3.4,5 AD0



- 2,3,5 RST\_SKETCH\_3V
- 2,3 ATPCTS/IO9\_3V\_IO14
- 2,3,5 ATPSCK/IO2\_3V\_IO13
- 3,5 ATPMISO/IO1\_3V\_IO12
- 3,5 ATPMOSI/IO3\_3V\_IO11
- 3,5 ATPSS/IO0\_3V\_IO10
- 3,5 PWM3/SS13\_3V\_IO9
- 3,5 MISO1/IO9\_3V\_IO8
- RST\_SKETCH 2,3,4,5
- IO14\_NEW 2,3
- IO13/SCK 2,3,4,5
- IO12/MISO 3,4,5
- IO11/MOSI 3,4,5
- IO10/SS 3,4,5
- IO9/PWM3 3,4,5
- IO8 3,4,5

- 3.4,5 AD5\_SCL
- 3.4,5 AD4\_SDA
- 2,3,4,5 IO13/SCK
- 3.4,5 IO12/MISO
- 3.4,5 IO11/MOSI
- 3.4,5 IO10/SS
- 3.4,5 IO9/PWM3
- 3.4,5 IO8



- 3.5 I2S\_TXD/IO20\_3V\_IO7
- 3.5 PWM2/SS12\_3V\_IO6
- 3.5 PWM1/SS11\_3V\_IO5
- 3.5 I2S\_TWS/IO19\_3V\_IO4
- 3.5 PWM0/SS10\_3V\_IO3
- 3.5 I2S\_TSCK/IO18\_3V\_IO2
- 3.5 TXD1/SS8\_3V\_IO1
- 3.5 RXD1/SS9\_3V\_IO0
- IO7 3,4,5
- IO6/PWM2 3,4,5
- IO5/PWM1 3,4,5
- IO4 3,4,5
- IO3/PWM0 3,4,5
- IO2 3,4,5
- IO1/TXD 3,4,5
- IO0/RXD 3,4,5

- 3.4,5 IO7
- 3.4,5 IO6/PWM2
- 3.4,5 IO5/PWM1
- 3.4,5 IO4
- 3.4,5 IO3/PWM0
- 3.4,5 IO2
- 3.4,5 IO1/TXD
- 3.4,5 IO0/RXD

Intel® Curie™ Design Document

This Intel® Curie™ design document is licensed by Intel under the terms of the Creative Commons Attribution Share-Alike License (ver. 3), subject to the following terms and conditions. The Intel® Curie™ design document IS PROVIDED "AS IS" AND "WITH ALL FAULTS." Intel DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED REGARDING THE CURIE DESIGN OR THIS CURIE DESIGN DOCUMENT INCLUDING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Intel® may make changes to the specifications, schematics and product descriptions at any time, without notice. The Customer must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel® reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

ENJOY!

<b>INTEL</b>	New Devices Group		
	ARDUINO 101		
EE: M. KASHI, S. VANGENT	Size	CAGE Code	DWG NO
Monday, January 25, 2016	Custom	Scale	SCHEM FOR TA=H94227
			Rev
			1
			Sheet
			4 of 4